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Single ZnO nanowire 共NW兲 transistors fabricated with self-assembled nanodielectric 共SAND兲 and
SiO2 gate insulators were characterized by low-frequency noise and variable temperature
current-voltage 共I-V兲 measurements. According to the gate dependence of the noise amplitude, the
extracted Hooge’s constants 共␣H兲 are ⬃3.3⫻ 10−2 for SAND-based devices and ⬃3.5⫻ 10−1 for
SiO2-based devices. Temperature-dependent I-V studies show that the hysteresis of the transfer
curves and the threshold voltage shifts of SAND-based devices are significantly smaller than those
of SiO2-based devices. These results demonstrate the improved SAND/ZnO NW interface quality
共lower interface-trap states and defects兲 in comparison to those fabricated with SiO2. © 2008
American Institute of Physics. 关DOI: 10.1063/1.2830005兴
Semiconductor nanowire transistors 共NWTs兲 have attracted considerable interest for future electronic and optoelectronic applications. Among the most promising semiconductor nanowire materials, high-performance and reliable
ZnO NWTs might enable challenging applications for flexible or/and transparent electronics and bio/chemical sensors.
In order to realize devices useful for circuit applications,
various device characteristics must be achieved, including
high on-current 共Ion兲 in order to provide sufficient drive capability and, for digital applications, a small threshold voltage 共Vth兲, a steep subthreshold slope 共S兲, and low off-current
共Ioff兲. In addition to choice of specific channel materials,
many other factors may influence device performance, including gate and contact materials, fabrication process factors 共thermal annealing, photolithography, etching, implantation, etc.兲, layout design factors 共channel width and length,
device structures, etc.兲, and device operating factors 共bias
stress, temperature, etc.兲.1 Given the relatively large potential
influence of interfaces, it is important to control the surface
state densities at these interfaces, and to develop methods to
quantify their impact on device performance. In addition,
NWTs often use metal 共Schottky兲 source/drain contacts deposited directly on the nanowire, instead of doped semiconductor regions that form the local contacts to the channel in
complementary metal-oxide semiconductor devices. The realization of high performance devices requires development
of metal source/drain 共S / D兲 contacts with low contact resistance, which generally implies a small injection barrier between the metal and the semiconductor channel.
Studies of low-frequency 共1 / f兲 noise in semiconductor
NWTs are of interest both from a standpoint of quantifying
device performance for specific applications as well as for
determining the densities of surface/interface states in
the devices. The quality of the interfaces in NWTs can be
judged by noise properties from low frequency noise
measurements,2–5 which are generally sensitive to interface
a兲
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states present along the length of the channel. Comparisons
of the noise amplitude in NWTs with that measured for other
device structures also allow evaluation of the suitability of
NWTs in low-noise applications. Although many other noise
mechanisms may contribute to degradation of device performance, 1 / f noise is important in many applications, since the
noise in this spectral range can be upconverted upon mixing
or modulation/demodulation of signals and, therefore, can
contribute to system noise in other spectral ranges.
Temperature-dependent current-voltage 共I-V兲 measurements,
performed over a range of gate and drain biases, can provide
important information about the effective injection barrier
between the source metal and the nanowire channel, and can
guide development of appropriate contact structures. In this
study, we have investigated single ZnO NWTs using selfassembled nanodielectrics 共SANDs兲 and SiO2 as gate insulators in terms of their low-frequency noise and temperaturedependent current versus voltage 共I-V兲 characteristics.
The ZnO nanowires 共120 nm average diameter, Nanolab
Inc.兲 were transferred onto Si substrates 共back gate兲 coated
with SAND 共15 nm兲7 or SiO2 共40 nm兲 dielectrics, and Al
metal was used for S / D electrodes. The average gate length
between source and drain electrodes was ⬃2 m. The
single-nanowire devices were passivated with SiO2
共⬃300 nm兲 in order to protect the nanowires from ambient.
Details of the device structure and fabrication of comparable
devices have been reported preciously.8,9
Figure 1共a兲 shows the drain current noise spectrum of a
representative SAND-based ZnO NWT as a function of drain
bias 共Vds兲 at a gate voltage of 2 V. The increase in drain bias
leads to an increase in drain current, due to an increase in the
number of carriers per second crossing into the drain, which
in turn leads to a higher amplitude of current noise at a
specific gate bias. Figure 1共b兲 shows the current noise spectrum 共SI兲 at 100 Hz and square of the drain current 共Id2兲,
plotted versus Vds. The SI of the NWT is observed to be
proportional to the squared drain current 共Id2兲 over this range
of drain biases as expected from a noise model based on the
fluctuation in the number of carriers. Next, the correlation of
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FIG. 1. 共Color online兲 共a兲 Measured drain current noise spectrum of a
SAND-based ZnO NWT at Vds⫽0.2, 0.5, 0.8, and 1.1 V and Vgs⫽2 V. 共b兲
The Id2 and amplitude of current noise spectrum at 100 Hz plotted vs Vds at
a gate bias of 2 V.

drain current 共Id兲 versus current noise spectrum 共SI兲 as a
function of gate bias, with Vds = 0.1 V 共transistor linear operating regime兲, is examined to understand the gate-dependent
current noise spectrum. A recent study of low frequency
noise in ZnO NWTs has presented a basic model for 1 / f
noise in NWTs.2 This model is applied here to interpret the
interface quality of ZnO NW on SAND as well as on SiO2.
According to Hooge’s empirical model,6 the 1 / f noise behavior can be described by
SI共f兲 =

␣H ⫻ Id␤
,
f⫻N

共1兲

where Id is the drain current, ␣H is the Hooge’s constant, ␤ is
current dependence exponent, and N is the total number of
carriers in the channel of the NWT. The value of ␣H can be
utilized as a parameter to compare interface trap densities in
various devices, and allows a direct comparison between the
SAND-based and SiO2-based devices. In the strong inversion
region, the total number of carriers in the channel can be
calculated using the following equation:2,4
N=

兩Vgs − Vth兩
⫻ Cg
q

冉

where Cg =

冊

20L
,
cosh−1共1 + h/r兲

共2兲

where h is the thickness of a gate insulator, L is the gate
length 共2 m兲, and r is the nanowire radius. The calculated
gate capacitances for NWTs with the various gate dielectrics
Cg 共SAND兲 and Cg 共SiO2兲 are 4.81⫻ 10−16 and 3.95
⫻ 10−16 F, respectively. Combining Eqs. 共1兲 and 共2兲, one can
calculate the current noise spectrum of a ZnO NW device in
the linear operating region as a function of gate voltage,
SI =

q␣HId␤
AId␤
=
f
兩Vgs − Vth兩Cg f

冉

where

冊

1
Cg
=
兩Vgs − Vth兩 . 共3兲
A q␣H

In order to verify this relationship, Fig. 2 plots the measured
SI and Id2 / 共Vgs-Vth兲 versus 共Vgs-Vth兲 for both the SiO2-based
关Fig. 2共a兲兴 and SAND-based 关Fig. 2共b兲兴 ZnO NWTs. The

FIG. 2. 共Color online兲 Measured Id2 / 共Vgs-Vth兲 and the amplitude of current
noise spectrum 共SI兲 plotted as a function of gate bias at a drain bias of 0.1 V
for 共a兲 ZnO / SiO2 and 共b兲 ZnO/SAND.

data are observed to follow the relationship predicted by Eq.
共3兲, with ␤ = 2.
The extracted ␣H values from the data in Fig. 2 and Eq.
共3兲 are ⬃3.3⫻ 10−2 共ZnO/SAND NWTs兲 and ⬃3.5⫻ 10−1
共ZnO / SiO2 NWTs兲. We utilized the ␣H value as a parameter
to compare the interface quality in the respective devices.
Since both types of NWTs received the same ozone treatment and passivation, the observation of significantly lower
␣H for the ZnO/SAND devices versus the ZnO / SiO2 devices
indicates that the interface between the nanowire and the
gate dielectric, rather than the top surface of the nanowire, is
the interface primarily responsible for the generation of 1 / f
noise. This reduction also indicates that the SAND provides
an interface to the nanowire with a significantly lower interface state density than that present at the nanowire/SiO2 interface. The observation of reduced 1 / f noise in ZnO/SAND
devices is consistent with prior reports of improved subthreshold slopes and reduced off current levels in ZnO/
SAND devices with respect to those in ZnO / SiO2 devices.
Recently, ␣H values for carbon nanotude transistors 共CNTs兲
共␣H ⬃ 9.3⫻ 10−3兲 and ZnO NWTs 共␣H ⬃ 5 ⫻ 10−3兲 were measured in ultrahigh vacuum 共UHV兲.3,6 For the ZnO NWTs, the
␣H values in air are 2–4 times larger than those in UHV.6 The
present extracted ␣H of SAND-based NWTs in air is comparable to these values. Although semiconductor nanowires
could exhibit a large number of dangling bonds or other
surface/interface states compared to CNTs, the observation
of an ␣H value comparable to those observed in CNT transistors implies that the overall surface state densities in the
present devices are comparable to those in CNTs.
Information about the contact interfaces can be obtained
from studies of the current-voltage characteristics versus
temperature. Figure 3 shows the temperature dependence of
the transfer curves for representative ZnO NWTs 共Ts
= 25– 100 ° C in 25 ° C steps兲, measured at Vds = 0.1 V. The
temperature dependence of the transfer curve can be analyzed by considering three regions: thermal generation re-
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FIG. 3. 共Color online兲 Temperature-dependent Ids-Vgs characteristics of 共a兲
ZnO / SiO2 NWT and 共b兲 ZnO/SAND NWT.

gion, subthreshold region, and on-state region. In the subthreshold region, the drain current increases with temperature
because of the existence of a quasi-Fermi level between the
intrinsic Fermi level and the bottom of the band tail states. In
the on-state region, the drain current does not change significantly because of the low tail state density. The temperature
variation of the transfer curves of the ZnO / SiO2 NWTs
shown in Fig. 3共a兲 is due to charge traps in the SiO2 gate
insulator. On the other hand, the transfer curve of the ZnO/
SAND NWTs exhibits a much smaller temperature dependence, which indicates that the density of charge traps in the
SAND is small compared to that of the SiO2 gate insulator.
In addition, the relatively constant “off” current indicates
that thermal leakage currents, which would be observed as an
increasing off current with increasing temperature in the
thermal generation region, and which are significant in ␣-Si
transistors and poly-Si transistors, is not a dominant effect
here. This indicates that thermal generation of carriers in
ZnO NWTs is negligible, as expected based on the relatively
large ZnO bandgap 共⬃3.6 eV兲. The threshold voltage shifts
共⌬Vth兲 versus temperature of the ZnO/SAND NWTs are significantly smaller than those of the ZnO / SiO2 NWTs. These
trends provide further evidence that the SAND-based NWTs
have low interface trap and defect densities between the
SAND gate dielectric and the ZnO nanowire.
In order to understand the role of contacts on the conduction properties of ZnO nanowires, the temperaturedependent Ids-Vgs characteristics of ZnO/SAND NWTs were
measured at different gate biases 共Vgs from −3 to 4 V, 0.05
steps兲. An Arrhenius plot of log Id versus 1000/ T at Vds
= 0.1 V is shown for various values of Vgs in Fig. 4共a兲. The
drain current in log scale is approximately linear versus
1000/ T from Vgs⫽−3 to 4 V. Figure 4共b兲 shows the activation energy 共Ea兲 inferred from the slopes of the curves in Fig.
4共a兲, as a function of gate voltage. The extracted activation
energy peaks at Vgs ⬍ −0.65 V, slightly below Vth, with a
value of ⬃360 meV. For gate voltages just beyond threshold, Ea ⬃ 50 meV, while values approaching 100 meV are
observed for bias well above threshold. Figure 4共c兲 shows an
energy band diagram for ZnO NWTs with changing gate bias
at 0.1 Vds, qualitatively illustrating the changes in contact to
channel barrier. The ZnO electron affinity 共ZnO兲 is 4.29 eV
and the effective ZnO work function 共⌽ZnO兲 is 4.45 eV for
n-type ZnO thin film. Based on the work function of Al
共⌽Al = 4.28 eV兲, it is expected that Al S / D contacts form low
barrier height interfaces to n-type ZnO. The positive gate
bias decreases the electron barrier height 共⌽B兲, and ⌽B be-

FIG. 4. 共Color online兲 共a兲 Arrhenius plot. 共b兲 Channel activation energy,
inferred from slope of Arrhenius plot vs gate voltage. 共c兲 Energy band diagram at various gate biases 共Vds = 0.1 V兲.

comes small in the “on” region, whereas negative gate bias
should increase ⌽B. Channel activation energies extracted
from Arrhenius plots of the SAND-based ZnO NWTs provide information about the relative barriers for charge injection into the channel. The activation energy dependence on
gate bias indicates that the contact barriers are relatively low,
as would be expected for the small offset between the contact
metal 共Al兲 work function and the calculated bulk Fermi level
position for the n-type nanowires.
In conclusion, we investigated interface quality of
SAND- and SiO2-based ZnO NWTs utilizing low frequency
noise as a function of gate bias. The lower ␣H for SANDbased ZnO NWTs indicates the high quality of the SANDZnO NW interface, compared to the SiO2 – ZnO NW interface. Furthermore, single SAND-based ZnO NWTs show
stable transistor characteristics in terms of ⌬Vth, S, and
Ion : Ioff as a function of temperature. These results suggest
challenging opportunities for implementing robust SANDs in
ZnO NWTs to realize high performance and high interface
quality.
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